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Abstract
Many universal reversible libraries that contain more than one gate type have been proposed in
the literature. Practical implementation of reversible circuits is much easier if a single gate type is
used in the circuit construction. This paper proposes a reversible n-bit gate that is universal for
reversible circuits synthesis. The proposed gate is extendable according to the size of the circuit. The
paper shows that the size of the synthesized circuits using the proposed gate is comparable with the
size of the synthesized circuits using the hybrid reversible libraries for 3-in/out reversible circuits.
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1 Introduction
Reversible logic [1, 9] is one of the hot areas of research. It has many applications in quantum computation
[12, 21], low-power CMOS [7, 3] and many more. Synthesis of reversible circuits cannot be done using
conventional ways [25].
A lot of work has been done trying to find an efficient reversible circuit for an arbitrary reversible
function [8, 15, 19, 20]. A method is given in [13], where a very useful set of transformations for Boolean
quantum circuits is shown. A lot of work has been done trying to find an efficient reversible circuit
for an arbitrary multi-output Boolean functions by using templates [16, 17] and data-structure-based
optimization [22]. A method to generate an optimal 4-bit reversible circuits has been proposed [11].
Benchmarks for reversible circuits have been established [18].
Recently, the study of reversible logic synthesis problem using group theory is gaining more attention.
Investigation on the universality of the basic building blocks of reversible circuit has been done [24, 4].
A relation between Young subgroups and the reversible logic synthesis problem has been proposed [5]. A
comparison between the decomposition of reversible circuit and quantum circuit using group theory has
been shown [6]. A GAP-based algorithms to synthesize reversible circuits for various types of gate with
various gate costs has been proposed [26].
The aim of any reversible circuit synthesis algorithm is to synthesize a reversible circuit for a given
specification with the smallest possible number of gates. The reversible circuit synthesis algorithm should
specify a gate library to be used during the synthesis process. Many gates libraries have been suggested
in the literature. All suggested gates libraries consist of more than one type of gates such as NOT (N),
Feynman (C), Toffoli (T3), Fredkin (F) and Peres (P) gates. Gate libraries such as NCT, NCF and NCP
have been studied. It can be easily shown that the larger the number of basic gates used in the gate
library, the smaller the number of gates in the synthesized circuit. Assume that there is a gate library
for n-bit circuits contain 2n! gates, then all synthesized circuits will be of size one.
Another reason that all suggested gate libraries in the literature contain more than one gate type
is that none of the suggested gates is universal for reversible computing. Toffoli and Fredkin gates are
reversible gates that are proved to be universal for non-reversible computation by showing that they can
function as NAND gate.
NAND gate is a classical non reversible gate that is universal for classical circuit design. NAND
gate is preferred over other universal classical set of gates such as AND/OR/NOT and AND/XOR/NOT
because using single type of gates in the synthesis process makes the circuit cheaper. NOR gate is another
universal gate.
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Although a digital circuit can be implemented with AND/OR/NOT, classical computers are built
almost exclusively on NAND and NOR gates even with a little increase in the size of the circuit because
of technology considerations; that is, using a single type of gates might be cheaper to implement, for
example OR gate can be implemented by 3 NAND gates connected together.
The aim of this paper is to suggest a new reversible gate that is universal for reversible circuit design.
This is important as it is cheaper in practice to make lots of similar things than a bunch of different things
(different gates). All results shown in the paper have been obtained using the group-theory algebraic
software GAP [10]. Some results shown in this paper matches the results obtained by other methods
such as [23] and [26].
The paper is organized as follows: Section 2 gives a short background on the synthesis of reversible
circuit problem and shows the reduction of the problem to be handled by permutation group. Section
3 analyzes the universality properties of common universal reversible libraries in the literature. Section
4 introduces the proposed pure universal reversible library and shows its properties. The paper ends up
with a conclusion in Section 5.
2 Basic Notions
In this section, the basic notions for reversible circuit synthesis, permutation group, the relationship
between reversible logic circuits and permutation group theory will be reviewed.
Definition 2.1 Let X = {0, 1}. A Boolean function f with n input variables, x1, . . . , xn, and n output
variables, y1, . . . , yn, is a function f : X
n → Xn, where (x1, . . . , xn) ∈ X
n is called the input vector and
(y1, . . . , yn) ∈ X
n is called the output vector.
Definition 2.2 An n-input n-output Boolean function is reversible (n×n function) if it maps each input
vector to a unique output vector, i.e. a one-to-one, onto function (bijection).
There are 2n! reversible n × n Boolean functions. For n = 3, there are 40,320 3-in/out reversible
functions.
Definition 2.3 An n-input n-output (n-in/out) reversible gate (or circuit) is a gate that realizes an n×n
reversible function.
Definition 2.4 When an m-in/out reversible gate U is applied on an n-in/out reversible circuit such
that m ≤ n, then U will be denoted as Un
i1i2...im
where {i1, i2, . . . , im} are the m wires spanned by U in
order.
Definition 2.5 A set of reversible gates that can be used to build a reversible circuit is called a gate
library L.
Definition 2.6 A universal reversible gate library Ln is a set of reversible gates such that a cascading
of gates in Ln can be used to synthesize any reversible circuit with n-in/out.
Definition 2.7 A universal reversible gate sub library SLn is a set of reversible gates such that SLn ⊆ Ln
that can be used to build any reversible circuit with n-in/out.
Definition 2.8 Consider a finite set A = {1, 2, ..., N} and a bijection σ : A→ A, then σ can be written
as,
σ =
(
1 2 3 ... N
σ(1) σ(2) σ(3) ... σ(N)
)
, (1)
i.e. σ is a permutation of A. Let A be an ordered set, then the top row can be eliminated and σ can be
written as,
(σ(1), σ(2), σ(3), ..., σ(N)) . (2)
Any reversible circuit with n-in/out can be considered as a permutation σ and Eqn.2 is called the
specification of this reversible circuit such that N = 2n.
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The set of all permutations on A forms a symmetric group on A under composition of mappings
[14], denoted by SN [2]. A permutation group G is a subgroup [14] of the symmetric group SN . A
universal reversible gate library Ln is called the generators of the group. Another important notation of
a permutation is the product of disjoint cycles [2]. For example,
(
1, 2, 3, 4, 5, 6, 7, 8
3, 2, 5, 4, 6, 1, 8, 7
)
will be written as
(1, 3, 5, 6)(7, 8). The identity mapping ”()” is called the unit element in a permutation group. A product
p ∗ q of two permutations p and q means applying mapping p then q, which is equivalent to cascading p
and q.
The one-to-one correspondence between a n×n reversible circuit and a permutation onA = {1, 2, ..., N}
is established as done in [26]. In the permutation group references, A begins from one, instead of zero.
Therefore, we have the following relation [26]: < XN , XN−1, . . . , X1 >2= index(XN , . . . , X1)− 1. Using
the integer coding, a permutation is considered as a bijective function f : {1, 2, . . . , N} → {1, 2, . . . , N}.
Cascading two generators is equivalent to multiplying two permutations. In what follows, a n×n reversible
gate is not distinguished from a permutation in SN .
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Figure 1: A hypercube network with (a) 2 vertices, (b) 4 vertices, (c) 8 vertices and (d) 16 vertices.
3 Universal Reversible Libraries
3.1 1-bit Reversible circuits
NOT (N) gate is a 1-bit gate that flips the input unconditionally. There are 2 possible reversible circuits
with 1-in/out. N11 : (x1) → (x1 ⊕ 1) ≡ (1, 2) is sufficient to realize these two circuits, i.e. universal for
1-bit circuits. The action of the disjoint cycle of the N11 gate can be seen on a hypercube of 2 nodes as
shown in Fig.1-a where the N11 gate maps vertex-1 to vertex-2 and vice versa. The cascading of two N
gates gives the identity.
3.2 2-bits Reversible circuits
For 2-in/out reversible circuits, there are 24 possible circuits. The N gate cannot be used to synthesize
all the 2-in/out reversible circuits. There are two possible N gates as follows,
N21 : (x1, x2)→ (x1 ⊕ 1, x2) ≡ (1, 2)(3, 4),
N22 : (x1, x2)→ (x1, x2 ⊕ 1) ≡ (1, 3)(2, 4).
(3)
These 2 N2 gates can realize only 4 possible reversible circuits out of the 24 2-in/out reversible circuits.
The action of the disjoint cycle of N21 and N
2
2 gates can be seen on a hypercube of 4 nodes as shown in
Fig.1-b as edge mapping, where N21 acts as a mapping between edge-(1, 2) and edge-(3, 4), while N
2
2 acts
as a mapping between edge-(1, 3) and edge-(2, 4). No direct vertex mapping using N2 gates which is the
required mapping for the universality of a library.
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Feynman (C) gate, also known as CNOT gate, is a 2-bit gate with control bit and target bit. The
C gate flips the target bit if the control bit is set to 1. There are two possible C gates for the 2-in/out
reversible circuits as follows,
C212 : (x1, x2)→ (x1, x2 ⊕ x1) ≡ (3, 4),
C221 : (x1, x2)→ (x1 ⊕ x2, x2) ≡ (2, 4).
(4)
The action of the disjoint cycles of the C212 and C
2
21 gates act as vertex mapping on the hypercube of
4 nodes between vertex-3 and vertex-4, and vertex-2 and vertex-4 respectively. A library that contains
N21 ,N
2
2 ,C
2
12 and C
2
21 is universal for 2-in/out reversible circuits. It can be shown using GAP that a
permutation group with generators {N21 , C
2
12, C
2
21} or {N
2
2 , C
2
12, C
2
21} is of size 24, i.e. a gate library that
contains C212 and C
2
21 with any of the N
2 gates is universal for 2-in/out reversible circuits.
3.3 3-bits Reversible circuits
There are 40320 possible 3-in/out reversible circuits. The N gate and the C gate cannot be used to
synthesize all the 3-in/out reversible circuits. There are 3 possible N gates as follows,
x1
x2
x3
N31 N
3
2 N
3
3
Figure 2: The 3 possible N gates for 3-bit reversible circuits.
N31 : (x1, x2, x3)→ (x1 ⊕ 1, x2, x3) ≡ (1, 5)(2, 6)(3, 7)(4, 8),
N32 : (x1, x2, x3)→ (x1, x2 ⊕ 1, x3) ≡ (1, 3)(2, 4)(5, 7)(6, 8),
N33 : (x1, x2, x3)→ (x1, x2, x3 ⊕ 1) ≡ (1, 2)(3, 4)(5, 6)(7, 8).
(5)
The 3 N3 gates act as face mapping on a hypercube of 8 nodes as shown in Fig.1-c. N31 is a mapping
between left face (LF) and right face (RF), N32 is a mapping between upper face (UF) and down face
(DF), and N33 is a mapping between front face (FF) and back face (BF). The N gate is not universal
for 3-in/out reversible circuits since it can realize only 8 possible circuits from the 40320 circuits. For
n-in/out reversible circuits, there are n possible N gates.
There are 6 possible C gates for the 3-in/out reversible circuits. They act as edge mapping, for
example, C312 acts as a mapping between the upper edge and lower edge of RF. A gate library with C
3
gates can realize a total of 168 reversible circuits as shown in Table 1. The C gates for 3-in/out reversible
circuits are as follows,
x1 • •
x2 • •
x3 • •
C312 C
3
13 C
3
23 C
3
21 C
3
32 C
3
31
Figure 3: The 6 possible C gates for 3-bit reversible circuits.
C312 : (x1, x2, x3)→ (x1, x2 ⊕ x1, x3) ≡ (5, 7)(6, 8),
C313 : (x1, x2, x3)→ (x1, x2, x3 ⊕ x1) ≡ (5, 6)(7, 8),
C323 : (x1, x2, x3)→ (x1, x2, x3 ⊕ x2) ≡ (3, 4)(7, 8),
C321 : (x1, x2, x3)→ (x1 ⊕ x2, x2, x3) ≡ (3, 7)(4, 8),
C332 : (x1, x2, x3)→ (x1, x2 ⊕ x3, x3) ≡ (2, 4)(6, 8),
C331 : (x1, x2, x3)→ (x1 ⊕ x3, x2, x3) ≡ (2, 6)(4, 8).
(6)
Toffoli (T 3) gate is a 3-bit with 2 control bits and target bit. T 3 gate flips the target bit if control
bits are set to 1. There are three possible T 3 gates for the 3-in/out reversible circuits as follows,
4
x1 • •
x2 • •
x3 • •
T 33123 T 3
3
132 T 3
3
321
Figure 4: The 3 possible T gates for 3-bit reversible circuit.
T 33123 : (x1, x2, x3)→ (x1, x2, x3 ⊕ x1x2) ≡ (7, 8),
T 33132 : (x1, x2, x3)→ (x1, x2 ⊕ x1x3, x3) ≡ (6, 8),
T 33321 : (x1, x2, x3)→ (x1 ⊕ x2x3, x2, x3) ≡ (4, 8).
(7)
The T 3 gate acts as a vertex mapping on a hypercube of 8 nodes. The T 3 gate is the smallest
reversible gate that is proved to be universal for non-reversible computation by showing that it can
function as NAND gate by initializing the target bit to 1. The T 3 gate is not universal for reversible
computation since a gate library with T 33 gates can realize only 24 possible 3-in/out reversible circuits.
A library with T 33 gates and N3 gates form a universal library for 3-in/out reversible circuits known
as NT library. The main NT library consists of 6 gates. There are 64 possible sub libraries of gates from
the main NT library, not every sub library is universal. There are only 4 sub libraries that are universal
for 3-in/out reversible circuits. The smallest sub library contains 5 gates. There are only 3 universal sub
libraries with 5 gates, these sub libraries contain the 3 T 3 gates with any 2 N3 gates, for example, a group
with generators {N31 , N
3
2 , T 3
3
123, T 3
3
132, T 3
3
321} is of size 40320. The average size of circuits synthesized
with the NT library is 8.5 as shown in Table 4.
Using N3 gates, C3 gates and T 33 gates form another universal library for 3-in/out reversible circuits
known as NCT library. The main NCT library consists of 12 gates. There are 4096 possible sub libraries
of gates from the main NCT library. There are only 1960 sub libraries that are universal for 3-in/out
reversible circuits. The smallest universal sub library contains 4 gates. There are only 21 universal sub
libraries with 4 gates, for example, {N31 , C
3
12, C
3
23, T 3
3
321} and {N
3
2 , C
3
21, T 3
3
123, T 3
3
132} are universal sub
libraries from the NCT library with 4 gates. The average size of circuits synthesized with NCT library
is 5.865 as shown in Table 4.
Fredkin (F ) gate is another 3-bit gate. F gate performs a conditional swap on two of its inputs if the
third input is set to 1. For 3-in/out reversible circuits, there are 3 possible F gates as follows,
x1 • × ×
x2 × • ×
x3 × × •
F 3123 F
3
132 F
3
321
Figure 5: The 3 possible F gates for 3-bit reversible circuits.
F 3123 : (x1, x2, x3)→ (x1, x3, x2) ≡ (6, 7),
F 3132 : (x1, x2, x3)→ (x3, x2, x1) ≡ (4, 7),
F 3321 : (x1, x2, x3)→ (x2, x1, x3) ≡ (4, 6).
(8)
The F gate introduces new type of mapping over the hypercube of 8 nodes. The F gate maps vertices
over the diagonal of a face, for example, F 3123 is a mapping between vertex-6 and vertex-7 over the diagonal
of RF. A gate library of F 3 gates is not universal since it can realize only 6 3-in/out reversible circuits.
A gate library of N3 gates and F 3 gates is also not universal since it can realize 1152 circuits out of the
40320 circuits.
The NCF library is a universal library with 12 gates. It has been introduced to get an average
size of synthesized circuits of 5.655 better than the NCT library as shown in Table 4. There are 4096
possible sub libraries of the main NCF library with 2460 universal sub libraries. The smallest universal
sub library contains 4 gates better than the NCT and there are 60 universal sub libraries with 4 gates,
for example, the gate libraries {N31 , C
3
13, F
3
123, F
3
321} and {N
3
3 , C
3
32, C
3
32, F
3
132} are universal for 3-in/out
reversible circuits.
Peres (P ) gate is another 3-bit gate. The function of the P gate combines the function of T 3 gate
and C gate in a single gate. For 3-in/out reversible circuits, there are 6 possible P gates as follows,
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x1 • • C C
x2 C • • C
x3 C C • •
P 323 P
3
32 P
3
13 P
3
31 P
3
12 P
3
21
Figure 6: The 6 possible P gates for 3-bit reversible circuits.
P 323 : (x1, x2, x3)→ (x1, x2 ⊕ x1, x3 ⊕ x1x2) ≡ (5, 7, 6, 8),
P 332 : (x1, x2, x3)→ (x1, x2 ⊕ x1x3, x3 ⊕ x1) ≡ (5, 6, 7, 8),
P 313 : (x1, x2, x3)→ (x1 ⊕ x2, x2, x3 ⊕ x1x2) ≡ (3, 7, 4, 8),
P 331 : (x1, x2, x3)→ (x1 ⊕ x2x3, x2, x3 ⊕ x2) ≡ (3, 4, 7, 8),
P 312 : (x1, x2, x3)→ (x1 ⊕ x3, x2 ⊕ x1x3, x3) ≡ (2, 6, 4, 8),
P 321 : (x1, x2, x3)→ (x1 ⊕ x2x3, x2 ⊕ x3, x3) ≡ (2, 4, 6, 8).
(9)
The P gate introduces another new type of mapping over the hypercube of 8 nodes. It introduces a
full path over the vertices of a plane through the diagonal to visit every vertex and return to the starting
vertex. For example, P 323 and P
3
32 traverse RF starting from vertex-5, P
3
13 and P
3
31 traverse the DF
starting from vertex-3, while P 312 and P
3
21 traverse FF starting from vertex-2. A gate library of P
3 gates
is not universal since it can realize only 5040 3-in/out reversible circuits. A gate library of P 3 gates and
N3 gates is universal since it can realize the 40320 circuits. The NP library contains 9 gates. There are
512 possible sub libraries of the main NP library with 333 universal sub libraries. The smallest universal
sub library contains 3 gates better than NCT and NCF libraries and there are 18 universal sub libraries
with 3 gates, for example, the gate libraries {N32 , P
3
32, P
3
31} and {N
3
3 , P
3
13, P
3
12} are universal for 3-in/out
reversible circuits. The NP library gets an average size of synthesized circuits of 5.516 better than the
NCT and the NCF libraries as shown in Table 4.
Many combinations of the above gates have been used to propose different universal reversible libraries,
for example, NCP, NCTF, NCPT and NCPF. The main aim of proposing a new universal reversible library
is to synthesize circuits with smaller size. It can be easily shown that the higher the number of gates
used in the library, the smaller the size of the synthesized circuits. Using many types of gates in a library
will produce smaller circuits but will make the implementation of circuits a hard problem.
The NCP library is a universal library with 15 gates. The average size of synthesized circuits is 4.838
as shown in Table 4. There are 32768 possible sub libraries of the main NCP library with 26064 universal
sub libraries. The smallest universal sub library contains 3 gates. There are 30 universal sub libraries
with 3 gates, for example, the library {N33 , C
3
13, P
3
21} is universal for 3-in/out reversible circuits.
The NCTF library is a universal library with 15 gates. The average size of synthesized circuits of
5.33 as shown in Table 4. There are 32768 possible sub libraries of the main NCTF library with 23132
universal sub libraries. The smallest universal sub library contains 4 gates. There are 105 universal sub
libraries with 4 gates, for example, the library {N31 , C
3
12, T 3
3
123, F
3
321} is universal for 3-in/out reversible
circuits.
The NCPT library is a universal library with 18 gates. The average size of synthesized circuits of
4.73 as shown in Table 4. There are 262144 possible sub libraries of the main NCPT library with 217384
universal sub libraries. The smallest universal sub library contains 3 gates. There are 36 universal sub
libraries with 3 gates, for example, the library {N33 , P
3
21, T 3
3
123} is universal for 3-in/out reversible circuits.
The NCPF library is a universal library with 18 gates. The average size of synthesized circuits of
4.597 as shown in Table 4. There are 262144 possible sub libraries of the main NCPF library with 220188
universal sub libraries. The smallest universal sub library contains 3 gates. There are 42 universal sub
libraries with 3 gates, for example, the library {N32 , P
3
31, F
3
123} is universal for 3-in/out reversible circuits.
3.4 n-bit Reversible Circuits
A little work has been done on the construction of universal libraries for n-bit reversible circuits due to
the complexity of the problem. The GT (Generalized Toffoli) library has been proposed. The GT library
contain and extended version of T 3 gate in addition to the gates in the NCT library, for example, the T 4
is a 4-bit gate with 3 control bits and single target bit. The T 4 gate flips the target bit if all control bits
6
are set to 1, the T 5 is a 5-bit with 4 control bits and single target bit. The T 5 gate flips the target bit if
all control bits are set to 1, and so on.
n
1 :
2 :
3 :
4 :
5 :
6 :
7 :
1
2 2
3 6 3
4 12 12 4
5 20 30 20 5
6 30 60 60 30 6
7 42 105 140 105 42 7
Figure 7: The reciprocal of Leibniz Harmonic Triangle.
The GT4 library is the GT library for 4 bits with 32 basic gates. It contains 4 N4 gates, 12 C4 gates,
12 T 34 gates and 4 T 44 gates. The GT5 library is the GT library for 5 bits with 80 basic gates. It
contains 5 N5 gates, 20 C5 gates, 30 T 35 gates, 20 T 45 gates and 5 T 55 gates. The distribution of gates
for the GTn library is according to the reciprocal of Leibniz Harmonic triangle as shown in Fig.7. The
total number of gates for the the GTn library can be calculated as follows,
num gates(GTn) = n
n−1∑
r=0
(
n− 1
r
)
, (10)
where n is the number of bits and r ≥ 0 is the number of controls per gate type, for example, r = 0 for N
gate and r = 1 for C gate. The GT 4 library is a universal library with 32 gates. The smallest universal
sub library contains 5 gates, for example, the library {N43 , C
4
31, T 4
4
132, T 4
4
1243, T 4
4
1234} is universal for 4-
in/out reversible circuits. The GT 5 library is a universal library with 80 gates. The smallest universal sub
library contains 6 gates, for example, the library {N52 , C
5
21, T 5
5
123, T 5
5
1234, T 5
5
13452, T 5
5
12345} is universal for
5-in/out reversible circuits. The GT 6 library is a universal library with 192 gates. The smallest universal
sub library contains 7 gates, for example, the library {N61 , C
6
12, T 6
6
125, T 6
6
1234, T 6
6
1253, T 6
6
123456, T 6
6
234561}
is universal for 6-in/out reversible circuits.
4 Universal Reversible Gate
This section proposes a universal n-bit reversible gate for n-in/out reversible circuits for n ≥ 2. For
n = 1, N gate is sufficient. The proposed gate is extendable according to the value of n, i.e. an extended
n-bit version of the gate is universal for n-in/out reversible circuits.
4.1 2-bit Gate
x1 N C
x2 C N
G2212 G2
2
21
Figure 8: The 2 possible G2 gates for 2-bit reversible circuits.
The G2 gate is a 2-bit gate. It combines the action of N and C in a single gate, i.e. one bit is flipped
if the other bit is set to 1 then the second bit is flipped unconditionally. For 2-in/out reversible circuits,
there are 2 possible G2 gates as follows,
G2212 : (x1, x2)→ (x1 ⊕ 1, x2 ⊕ x1) ≡ (1, 3, 2, 4),
G2221 : (x1, x2)→ (x1 ⊕ x2, x2 ⊕ 1) ≡ (1, 2, 3, 4).
(11)
The G2 gate introduces a new type of mapping over the hypercube of 4 nodes. It performs a full path
mapping over all the vertices of the hypercube through the diagonal to visit every vertex and return to
7
the starting vertex. It can be shown using GAP that a permutation group with the 2 generators G212
and G221 is of size 24, i.e. a cascade of these two gates are sufficient to implement any of the 24 2-in/out
reversible circuits.
4.2 3-bit Gate
The G3 gate is a 3-bit gate. It combines the action of N , C and T 3 in a single gate, i.e. one bit is flipped
if the other two bits are set to 1 then second bit is flipped if one of the remaining bits is set to 1. The last
bit is flipped unconditionally. For 3-in/out reversible circuits, there are 6 possible G3 gates as follows,
x1 N N C T 3 C T 3
x2 C T 3 N N T 3 C
x3 T 3 C T 3 C N N
G3123 G3132 G3213 G3231 G3312 G3321
Figure 9: The 6 possible G3 gates for a 3-bit reversible circuit.
G3123 : (x1, x2, x3)→ (x1 ⊕ 1, x2 ⊕ x1, x3 ⊕ x1x2) ≡ (1, 5, 3, 7, 2, 6, 4, 8),
G3132 : (x1, x2, x3)→ (x1 ⊕ 1, x2 ⊕ x1x3, x3 ⊕ x1) ≡ (1, 5, 2, 6, 3, 7, 4, 8),
G3213 : (x1, x2, x3)→ (x1 ⊕ x2, x2 ⊕ 1, x3 ⊕ x1x2) ≡ (1, 3, 5, 7, 2, 4, 6, 8),
G3231 : (x1, x2, x3)→ (x1 ⊕ x2x3, x2 ⊕ 1, x3 ⊕ x2) ≡ (1, 3, 2, 4, 5, 7, 6, 8),
G3312 : (x1, x2, x3)→ (x1 ⊕ x3, x2 ⊕ x1x3, x3 ⊕ 1) ≡ (1, 2, 5, 6, 3, 4, 7, 8),
G3321 : (x1, x2, x3)→ (x1 ⊕ x2x3, x2 ⊕ x3, x3 ⊕ 1) ≡ (1, 2, 3, 4, 5, 6, 7, 8).
(12)
The G3 gate introduces a new mapping over the hypercube of 8 nodes. It performs a full mapping
path over all the vertices of the hypercube through the edges and the diagonals of different faces to
visit every vertex and return to the starting vertex, for example, G3123 starts from vertex-1, traverses
BF as follows: 1 7→ 5 7→ 3 7→ 7, then go to FF by the mapping 7 7→ 2, then traverses FF as follows:
2 7→ 6 7→ 4 7→ 8, then returns to vertex-1 by the mapping 8 7→ 1. It can be seen that every G3 traverses
the hypercube using 2 opposite faces, for example, G3123 and G3213 traverse the hypercube using BF
and FF through different paths, G3132 and G3312 traverse the hypercube using UF and DF, while G3231
and G3312 traverses the hypercube using LF and RF.
It can be shown using GAP that a permutation group with the 6 generators of G3 is of size 40320,
i.e. a cascade of these 6 gates are sufficient to implement any 3-in/out reversible circuits. The main G3
gates library consists of 6 gates. There are 64 possible sub libraries of gates from the main G3 library,
not every sub library is universal. There are 51 sub libraries that are universal for 3-in/out reversible
circuits. The smallest sub library contains 2 gates. There are 9 universal sub libraries with 2 gates, these
sub libraries contain any two G3 gates not starting with the same mapping, for example, a library with
G3123 and G3132 is not universal since they start by the same mapping 1 7→ 5, while a library with G3123
and G3213 is universal. It can be verfied using GAP that a group with generators {G3123, G3213} is of
size 40320. The average size of circuits synthesized with the G3 library is 6.402 as shown in Table 4. This
average is better than a comparable library with 6 gates which is NT . The maximum number of gates
to realize any 3-in/out reversible circuits is 8 similar to NCT and NCF and the size of the gate library
is smaller than other gate libraries such as NCP , NCTF , NCPT and NCPF . The G3 gate library is
the only pure gate library that contains only one type of gates. Realization of G3 gates using different
gates is shown in Fig.10.
x1 N • • • • •
x2 C ≡ • ≡ • ≡ ×
x3 T 3 • × •
Figure 10: Realization of G3 gate using different gates.
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Lib LibSize #specs
N 3 8
C 3 168
T 3 24
F 3 6
P 6 5040
NF 6 1152
NT 6 40320
NP 9 40320
NCT 12 40320
NCF 12 40320
NCP 15 40320
NCTF 15 40320
NCPT 18 40320
NCPF 18 40320
G3 6 40320
Table 1: The universality of different libraries for 3-in/out reversible circuits.
Lib Lib
Size
Num of
Sub Libs
Num of Uni
Sub Libs
Utilization
NT 6 64 4 6.25%
NP 9 512 333 65%
NCT 12 4096 1960 47.85%
NCF 12 4096 2460 60.00%
NCP 15 32768 26064 79.54%
NCTF 15 32768 23132 70.59%
NCPT 18 262144 217384 82.92%
NCPF 18 262144 220188 83.99%
G3 6 64 51 79.68%
Table 2: Utilization of gates in universal sub libraries.
Size of
min Uni
Sub Lib
Num of
Sub Libs
with min
size
Num of
Uni Sub
Libs with
min size
Utilization
NT 5 6 3 50%
NP 3 84 18 21.42%
NCT 4 495 21 4.24%
NCF 4 495 60 12.12%
NCP 3 455 30 6.59%
NCTF 4 1365 105 7.69%
NCPT 3 816 36 4.41%
NCPF 3 816 42 5.14%
G3 2 15 9 60%
Table 3: Utilization of gates in smallest universal sub libraries for 3-in/out reversible circuits.
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Min
Len
NT NP NCT NCF NCP NCTF NCPT NCPF G3
0 1 1 1 1 1 1 1 1 0
1 6 9 12 12 15 15 18 18 6
2 24 69 102 101 174 143 228 248 36
3 88 502 625 676 1528 1006 1993 2356 207
4 296 3060 2780 3413 8968 5021 10503 12797 1097
5 870 13432 8921 11378 23534 15083 23204 22794 4946
6 2262 21360 17049 17970 6100 17261 4373 2106 13819
7 5097 1887 10253 6739 0 1790 0 0 14824
8 9339 0 577 30 0 0 0 0 5208
9 12237 0 0 0 0 0 0 0 0
10 8363 0 0 0 0 0 0 0 0
11 1690 0 0 0 0 0 0 0 0
12 47 0 0 0 0 0 0 0 0
Avg 8.5 5.516 5.865 5.655 4.838 5.33 4.73 4.597 6.402
LibSize 6 9 12 12 15 15 18 18 6
Table 4: Minimum size of 3-bit reversible circuits using different libraries.
4.3 n-bit Reversible Gate
The G4 gate is a 4-bit gate. It combines the action of N , C, T 3 and T 4 in a single gate, i.e. one bit is
flipped if the other three bits are set to 1, then the second bit is flipped if two of the remaining bits are set
to 1, then the third bit is flipped if the remaining bit is set to 1. The last bit is flipped unconditionally.
For 4-in/out reversible circuits, there are 24 possible G4 gates as follows,
G1234 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1, x3 ⊕ x1x2, x4 ⊕ x1x2x3),
G1243 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1, x3 ⊕ x1x2x4, x4 ⊕ x1x2),
G1324 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1x3, x3 ⊕ x1, x4 ⊕ x1x3x2),
G1342 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1x4, x3 ⊕ x1x4x2, x4 ⊕ x1),
G1423 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1x3x4, x3 ⊕ x1, x4 ⊕ x1x3),
G1432 : (x1, x2, x3, x4)→ (x1 ⊕ 1, x2 ⊕ x1x4x3, x3 ⊕ x1x4, x4 ⊕ x1),
G2134 : (x1, x2, x3, x4)→ (x1 ⊕ x2, x2 ⊕ 1, x3 ⊕ x2x1, x4 ⊕ x2x1x3),
G2143 : (x1, x2, x3, x4)→ (x1 ⊕ x2, x2 ⊕ 1, x3 ⊕ x2x1x4, x4 ⊕ x2x1),
G2314 : (x1, x2, x3, x4)→ (x1 ⊕ x3, x2 ⊕ x3x1, x3 ⊕ 1, x4 ⊕ x3x1x2),
G2341 : (x1, x2, x3, x4)→ (x1 ⊕ x4, x2 ⊕ x4x1, x3 ⊕ x4x1x2, x4 ⊕ 1),
G2413 : (x1, x2, x3, x4)→ (x1 ⊕ x3, x2 ⊕ x3x1x4, x3 ⊕ 1, x4 ⊕ x3x1),
G2431 : (x1, x2, x3, x4)→ (x1 ⊕ x4, x2 ⊕ x4x1x3, x3 ⊕ x4x1, x4 ⊕ 1),
G3124 : (x1, x2, x3, x4)→ (x1 ⊕ x2x3, x2 ⊕ 1, x3 ⊕ x2, x4 ⊕ x2x3x1),
G3142 : (x1, x2, x3, x4)→ (x1 ⊕ x2x4, x2 ⊕ 1, x3 ⊕ x2x4x1, x4 ⊕ x2),
G3214 : (x1, x2, x3, x4)→ (x1 ⊕ x3x2, x2 ⊕ x3, x3 ⊕ 1, x4 ⊕ x3x2x1),
G3241 : (x1, x2, x3, x4)→ (x1 ⊕ x4x2, x2 ⊕ x4, x3 ⊕ x4x2x1, x4 ⊕ 1),
G3412 : (x1, x2, x3, x4)→ (x1 ⊕ x3x4, x2 ⊕ x3x4x1, x3 ⊕ 1, x4 ⊕ x3),
G3421 : (x1, x2, x3, x4)→ (x1 ⊕ x4x3, x2 ⊕ x4x3x1, x3 ⊕ x4, x4 ⊕ 1),
G4123 : (x1, x2, x3, x4)→ (x1 ⊕ x2x3x4, x2 ⊕ 1, x3 ⊕ x2, x4 ⊕ x2x3),
G4132 : (x1, x2, x3, x4)→ (x1 ⊕ x2x4x3, x2 ⊕ 1, x3 ⊕ x2x4, x4 ⊕ x2),
G4213 : (x1, x2, x3, x4)→ (x1 ⊕ x3x2x4, x2 ⊕ x3, x3 ⊕ 1, x4 ⊕ x3x2),
G4231 : (x1, x2, x3, x4)→ (x1 ⊕ x4x2x3, x2 ⊕ x4, x3 ⊕ x4x2, x4 ⊕ 1),
G4312 : (x1, x2, x3, x4)→ (x1 ⊕ x3x4x2, x2 ⊕ x3x4, x3 ⊕ 1, x4 ⊕ x3),
G4321 : (x1, x2, x3, x4)→ (x1 ⊕ x4x3x2, x2 ⊕ x4x3, x3 ⊕ x4, x4 ⊕ 1).
(13)
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G1234 : (1, 9, 5, 13, 3, 11, 7, 15, 2, 10, 6, 14, 4, 12, 8, 16),
G1243 : (1, 9, 5, 13, 2, 10, 6, 14, 3, 11, 7, 15, 4, 12, 8, 16),
G1324 : (1, 9, 3, 11, 5, 13, 7, 15, 2, 10, 4, 12, 6, 14, 8, 16),
G1342 : (1, 9, 2, 10, 5, 13, 6, 14, 3, 11, 4, 12, 7, 15, 8, 16),
G1423 : (1, 9, 3, 11, 2, 10, 4, 12, 5, 13, 7, 15, 6, 14, 8, 16),
G1432 : (1, 9, 2, 10, 3, 11, 4, 12, 5, 13, 6, 14, 7, 15, 8, 16),
G2134 : (1, 5, 9, 13, 3, 7, 11, 15, 2, 6, 10, 14, 4, 8, 12, 16),
G2143 : (1, 5, 9, 13, 2, 6, 10, 14, 3, 7, 11, 15, 4, 8, 12, 16),
G2314 : (1, 3, 9, 11, 5, 7, 13, 15, 2, 4, 10, 12, 6, 8, 14, 16),
G2341 : (1, 2, 9, 10, 5, 6, 13, 14, 3, 4, 11, 12, 7, 8, 15, 16),
G2413 : (1, 3, 9, 11, 2, 4, 10, 12, 5, 7, 13, 15, 6, 8, 14, 16),
G2431 : (1, 2, 9, 10, 3, 4, 11, 12, 5, 6, 13, 14, 7, 8, 15, 16),
G3124 : (1, 5, 3, 7, 9, 13, 11, 15, 2, 6, 4, 8, 10, 14, 12, 16),
G3142 : (1, 5, 2, 6, 9, 13, 10, 14, 3, 7, 4, 8, 11, 15, 12, 16),
G3214 : (1, 3, 5, 7, 9, 11, 13, 15, 2, 4, 6, 8, 10, 12, 14, 16),
G3241 : (1, 2, 5, 6, 9, 10, 13, 14, 3, 4, 7, 8, 11, 12, 15, 16),
G3412 : (1, 3, 2, 4, 9, 11, 10, 12, 5, 7, 6, 8, 13, 15, 14, 16),
G3421 : (1, 2, 3, 4, 9, 10, 11, 12, 5, 6, 7, 8, 13, 14, 15, 16),
G4123 : (1, 5, 3, 7, 2, 6, 4, 8, 9, 13, 11, 15, 10, 14, 12, 16),
G4132 : (1, 5, 2, 6, 3, 7, 4, 8, 9, 13, 10, 14, 11, 15, 12, 16),
G4213 : (1, 3, 5, 7, 2, 4, 6, 8, 9, 11, 13, 15, 10, 12, 14, 16),
G4231 : (1, 2, 5, 6, 3, 4, 7, 8, 9, 10, 13, 14, 11, 12, 15, 16),
G4312 : (1, 3, 2, 4, 5, 7, 6, 8, 9, 11, 10, 12, 13, 15, 14, 16),
G4321 : (1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16).
(14)
Extending the G gate for n-bits is trivial as shown in Fig. 11. It can be shown using GAP that
a permutation group with the n! generators of Gn is of size 2n! , i.e. a cascade of these n! gates are
sufficient to implement any n-in/out reversible circuits.
x1 N N N N N N
x2 C C C C C
x3 T 3 T 3 T 3 T 3
x4 T 4 T 4 T 4
x5 T 5 T 5
x6 T 6
G11 G212 G3123 G41234 G512345 G6123456
Figure 11: Extensions of Gn gate.
The main Gn gates library consists of n! gates. There are 2n! possible sub libraries of gates from the
main Gn library. The smallest universal sub library always contains only 2 gates, for example, the sub
library {G42341, G41234} is universal for 4-in/out reversible circuits. The sub library {G512345, G423451} is
universal for 5-in/out reversible circuits and the sub library {G6234561, G6514326} is universal for 6-in/out
reversible circuits. It has been verified for n ≤ 10 using a random gate generator on GAP that a sub
library with 2 gates of size n is universal for n-in/out reversible circuits.
5 Conclusion
Circuit implementation using a single type of gates is much easier than using a gate library with more
than one gate type. The paper showed that common universal libraries should contain more than one
gate type. This paper proposed a new gate type that is universal for n-in/out reversible circuits.
There is no systematic method to extend existing universal libraries to work over higher order circuits.
The proposed gate is extendable in a trivial way to work over n-bit reversible circuits.
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There is a trade-off between the number of gates used in a universal library and the size of the
synthesized circuit. The paper showed that only 2 combinations of size n of the proposed gate can be
used to synthesize any arbitrary n-in/out reversible circuits. Using only 2 gates in the library might
not produce a short circuit, i.e. the cascading of gates might be to long. The analysis of universal sub
libraries for the proposed gate and the existing hybrid universal sub libraries to find the best sub library
with minimum number of gates that produce an efficient circuit is an extension to this work.
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